Nonvolatile memory device using indium selenide nanowire as programmable resistive element was fabricated and its resistive switching property was studied as functions of electrical pulse width and voltage magnitude. The nanowire memory can be repeatedly switched between high-resistance ͑ϳ10 11 ⍀͒ and low-resistance ͑ϳ6 ϫ 10 5 ⍀͒ states which are attributed to amorphous and crystalline states, respectively. Once set to a specific state, the nanowire resistance is stable as measured at voltages up to 2 V. This observation suggests that the nanowire can be programed into two distinct states with a large on-off resistance ratio of The concept of using material phase change of certain chalcogenides for information storage was introduced by Ovshinsky 1 in 1968. Resistive switching phase-change random access memory ͑PRAM͒ features faster write/read, improved endurance, and simpler fabrication, compared to conventional transistor-based nonvolatile memories. Nevertheless, progress has been slow with the use of thin-film phasechange materials ͑PCMs͒ such as Ge 2 Sb 2 Te 5 , due to high programing current and intercell thermal interference that prevent memory scaling down. More recently, the possibility of growing PCMs in the form of nanowires [2] [3] [4] [5] [6] [7] promises the potential of PRAMs to be realized in the future, thus renewing interest in this area. The use of PCM nanowires instead of thin films reduces the programmable cell volume which, combined with a reduction in melting point of nanoscale materials, is expected to reduce the programing current. Indeed, demonstrations of reduction in melting point 5, 6 as well as programming current 3, 4 have been reported recently for both GeTe ͑GT͒ and Ge 2 Sb 2 Te 5 ͑GST͒. Among PCMs, In 2 Se 3 is more promising since it exhibits four orders of magnitude higher resistivity than GT or GST and its resistivity can be varied by a factor of 10 5 , depending on the degree of crystallization. 3, 4 Highly resistive PCMs help to reduce the programing current in PRAM switching. Here, we report resistive switching results for In 2 Se 3 nanowire-based PRAM.
Our approach to grow In 2 Se 3 nanowires has been described previously. 7 The growth follows a vapor-liquid-solid mechanism in a physical vapor deposition system. Figure 1 shows a typical transmission electron microscopy ͑TEM͒ image of an In 2 Se 3 nanowire. The nanowires have a diameter of 60-120 nm and are up to 100 m in length. The selected area electron diffraction ͑SAED͒ pattern shows regular spot patterns, confirming the single crystalline nature of the nanowire. The memory devices were fabricated by transferring the nanowires onto a SiO 2 -coated silicon substrate with a prepatterned molybdenum ͑Mo͒ pad array prepared by optical lithography. Focused ion beam technique was used to directly write 150-nm-thick Pt interconnect lines between the nanowire and Mo probing pads. A Ga ion beam ͑30 kV and 30 pA͒ was used to decompose the organometallic Pt precursor ͑trimethyl-methylcyclopentadienyl-platinum͒ to form metallic Pt. The scanning electron microscope image of the fabricated memory device is shown in Fig. 1͑b͒ . The diameter and length of the In 2 Se 3 nanowire between the two Pt lines are 50 nm and 7 m, respectively. The current-voltage ͑I-V͒ and resistance-voltage ͑R-V͒ characteristics were measured using a probe station with a HP4156A semiconductor parameter analyzer. The voltage pulses for set and reset operations were generated by an Agilent 33250A pulse generator.
To explore the resistive switching behavior, the In 2 Se 3 nanowire device was subjected to a series of individual voltage pulses of constant width and varying magnitude, and the device resistance was measured at 0.2 V after each pulse. The devices were initially in a low-resistance state ͑LRS͒; for the representative device described in Fig. 2 , the initial resistance was ϳ4.4ϫ 10 5 ⍀. Starting with the device initially in the LRS ͓Fig. 2͑a͔͒, pulses with 20 ns fixed width and very sharp fall-down edge ͑3 ns͒ were applied. The resistance was stable for pulse voltages up to 4.5 V, then began increasing with increasing voltage until reaching a highresistance state ͑HRS͒ of ϳ10 11 ⍀ for a 7 V pulse. For the case in which the device was initially in the HRS ͓Fig. 2͑b͔͒, pulses with 100 s fixed width were applied. In this case, the nanowire resistance was stable for pulse voltages up to 4.5 V, then dropped to a LRS of ϳ6 ϫ 10 5 ⍀ for a pulse of 5 V. The two identified turning points represent the memory a͒ Authors to whom correspondence should be addressed. reset ͑from LRS to HRS͒ and set ͑from HRS to LRS͒ conditions.
Once the nanowire is set to a specific resistive state, its resistance is stable and the storage of data, represented by the resistance value, is nonvolatile. Figure 3 shows the I-V and R-V characteristics of the device in either high-or lowresistance states with successive measurement sweeps. The device exhibits stable resistive behavior over the voltage range of 0 -2 V. The dynamic switching ratio ͑on-to-off resistance͒ is about 10 5 , which is sufficiently large for nonvolatile memory applications. Figure 4 illustrates the measured nanowire memory resistance for successive programing cycles, in which the device is alternately set to LRS and reset back to HRS. For this study, the device was set to LRS using a 100 s / 5 V pulse, and reset to HRS using a 20 ns/ 7 V pulse. As shown, the repeatable memory switching between the high-and lowresistance states is clearly observed, although some variation in the measured data is observed among testing cycles.
The presence of high-and low-resistance states, as well as the qualitative nature of the electrical pulse-induced resistive switching behavior, are similar to prior reports of phasechange memories using thin-film In 2 Se 3 material, 8 and GT or GST nanowires. 3, 4 The phase of the nanowire can be reversibly switched between crystalline and amorphous through a current induced joule heating process, resulting in the change of electrical resistance. By applying a high and short pulse, the nanowire can be rapidly heated up to its melting point and then quickly quenched. Thus, the nanowire switches to an amorphous phase ͑high resistance͒. By applying a low and relatively long pulse, the nanowire is heated up to below its melting point and recrystallizes spontaneously back to a crystalline phase through annealing ͑low resistance͒. It is observed that the dynamic resistive switching ratio for In 2 Se 3 nanowire ͑ϳ10 5 ͒ is much larger than that reported for thinfilm In 2 Se 3 devices ͑ϳ10 3 ͒ as well as for other nanowire devices ͑10 3 and 10 2 for GT and GST nanowires, respectively͒. Since In 2 Se 3 is a single-phase binary compound, it is relatively easy to convert between crystalline and amorphous states, compared with other complex compounds such as Ge 2 Sb 2 Te 5 . It should be also noted that an intermediate resistive level ͑ϳ2 ϫ 10 7 ⍀͒ was reached at a resetting voltage of 5 -6 V, as shown in Fig. 2͑a͒ , which could possibly associated with a secondary metastable phase other than the assynthesized ␤-In 2 Se 3 phase. 9 Compared with thin-film memory, In 2 Se 3 nanowire has much larger resistance in each corresponding material phase ͑factors of 10 2 for LRS and 10 6 for HRS͒, which results in more effective delivery of the programing energy. Consider the energy input during memory switching. For the reset operation, the nanowire self-heating power, given by V 2 / R, is about 80 W at 7 V. This corresponds to a total input energy of 1.6 pJ for the 20 ns pulse duration. For the set operation, the power is about 0.25 nW at 5 V, and the total input energy is 25 fJ for the 100 s pulse duration. In the case of thin-film In 2 Se 3 memory, 8 the corresponding self-heating power/energy in the reset and set operations are 16 mW/ 1.12 nJ and 14 W / 140 pJ, respectively. Obviously, the nanowire memory uses orders of magnitude lower input power and energy to switch between the two material phases. The results here are more favorable than GT and GST nanowires 3, 4 as well, which are at milliwatt levels.
Based on typical thermal conductivities of semiconductor materials and the physical dimensions of the nanowire, it is estimated that the nanowire structures ͑crystalline phase͒ have thermal resistances on the order of 10 7°C /W. Assuming that a static condition is reached within the pulse period, this would yield an estimated maximum temperature due to self-heating of approximately 800°C for the reset operation at 7 V, close to the bulk In 2 Se 3 melting point ͑890°C͒. Note that a reduction in melting point has been reported for In 2 Se 3 ͑Ref. 7͒ and other PCM nanowires, 5, 6 which could further reduce the input energy for reset operation. Also, the thermal conductivity of the nanowire typically decreases due to low dimensionality, 10 which promotes self-heating effect by suppressing thermal dissipation along the nanowire. These two phenomena, showing strong size dependency, could lead to a nonvolatile memory design with lower input energy by employing smaller-diameter phase-change nanowires. Indeed, one order of magnitude reduction in reset current has been shown possible by reducing the GT nanowire size from 200 to 28 nm. 3 In summary, we have demonstrated nonvolatile phasechange memory using In 2 Se 3 nanowire as programmable element. A resistance switching ratio of 10 5 has been obtained and the nanowire memory reversibly switches at much reduced input power/energy compared with the reported In 2 Se 3 thin-film memory. The power needs are also lower than those for GT and GST nanowire devices. The results indicate that In 2 Se 3 nanowire can be an excellent candidate for applications in nonvolatile data storage. Moreover, phase-change nanowire memory potentially allows very-low-power information storage through physical geometry scaling.
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